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Acronyms
• Combinatorial logic (CL)
• Commercial off the shelf (COTS)
• Complementary metal-oxide 
semiconductor (CMOS)
• Device under test (DUT)
• Edge-triggered flip-flops (DFFs)
• Error rate (λ)
• Error rate per bit(λbit)
• Error rate per system(λsystem)
• Field programmable gate array (FPGA)
• Global triple modular redundancy (GTMR)
• Hardware description language (HDL)
• Input – output (I/O)
• Intellectual Property (IP)
• Linear energy transfer (LET)
• Mean fluence to failure (MFTF)
• Mean time to failure (MTTF)
• Number of used bits (#Usedbits)
• Operational frequency (fs)
• Personal Computer (PC)
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• Probability of configuration upsets 
(Pconfiguration)
• Probability of Functional Logic upsets 
(PfunctionalLogic)
• Probability of single event functional interrupt 
(PSEFI)
• Probability of system failure (Psystem)
• Processor (PC)
• Radiation Effects and Analysis Group (REAG)
• Reliability over time (R(t))
• Reliability over fluence (R(Φ))
• Single event effect (SEE)
• Single event functional interrupt (SEFI)
• Single event latch-up (SEL)
• Single event transient (SET)
• Single event upset (SEU)
• Single event upset cross-section (σSEU)
• System on a chip (SoC)
• Xilinx Virtex 5 field programmable gate array 
(V5)
• Xilinx Virtex 5 field programmable gate array 
radiation hardened (V5QV)
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Problem Statement
• Conventional methods of 
applying single event upset 
(SEU) data to complex systems 
need improvement.
• The problem boils down to 
extrapolation and application of 
SEU data to characterize system 
performance in radiation 
environments.
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Abstract – Impact to Community
• We are investigating the application of classical reliability 
performance metrics combined with standard SEU analysis data.
• We expect to relate SEU behavior to system performance 
requirements… 
– Should we characterize systems by upset rates?  Is that sufficient? What 
does it even mean?
– Our proposed methodology will provide  better prediction of SEU 
responses in harsh radiation environments.
4
To be presented by Melanie Berg at the NASA Electronics Parts and Packaging (NEPP) Electronics Technology Workshop (ETW), Greenbelt, MD, June26–29, 2017
SEU System Analysis Is Not Simple 
Algebra
• When a system is targeted for 
space, single event effect 
(SEE) data is obtained for all 
devices that make up that 
system.
• Combining all the data is not 
simple addition.
• Co-dependent susceptibilities 
exist and must be handled 
accordingly.
• The scope of this presentation 
will be System on a Chip (SoC) 
field programmable gate array 
analysis.
• Future presentations will 
expand to address Systems at 
the box level.
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Background
FPGA SEU Susceptibility 
Measured in SEU Cross Section (σSEU)
Design σSEU Configuration σSEU Functional logic 
σSEU
SEFI σSEU
Sequential and 
Combinatorial 
logic (CL) in 
data path
Global Routes 
and Hidden 
Logic
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• σSEUs (per category) are calculated from SEU test and analysis.
• σSEUs are calculated with particles that vary in linear energy 
transfer (LET).
• FPGA architectures vary and so do their SEU responses. 
• Most believe the dominant σSEUs are per bit (configuration or 
functional logic).  However, global routes are also significant.
σSEUs are measured 
by bit
σSEUs are measured 
by bit
For a system, should σSEUs be 
measured by bit????
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Background 
Conventional Goal: Convert SEU cross-sections (σSEU: 
cm2/particles) to error rates (λ) for complex systems
• Perform SEU accelerated radiation testing 
across ions with different linear energy 
transfers (LETs) to calculate σSEUs per 
LET.
• Bottom-Up approach (transistor level):
– Given σSEU (per bit) use an error rate 
calculator (such as CRÈME96) to 
obtain an error rate per bit (λbit ).
– Multiply  λbit by the dominant number 
of used memory bits (#UsedBits) in the 
target design to attain a system error 
rate (λsystem).
• Top-Down approach (system level):
• Given σSEU (per system) use an error 
rate calculator (such as CRÈME96) to 
obtain an error rate per bit (λsystem ).
7
σSEU = #errors/fluence
λsystem = #errors/time
LET: Linear energy transfer
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Technical Problems with Current 
Methods of Error Rate Calculation
• For submission to CRÈME96, σSEU
data (across LET) are fitted to a 
Weibull curve.
– The two main parameters for curve 
fitting are a shape factor and a slope 
factor.
– During the curve fitting process, a 
large amount of error can be 
introduced.
– Consequently, it is possible for 
resultant error rates (for the same 
design) to vary by decades.
• Because of the error rate calculation 
process, σSEU data is blended 
together and it is nearly impossible 
to hone in on the problem spots.  
This can become important for 
mitigation insertion. 
8
1.00E-08
1.00E-07
1.00E-06
1.00E-05
1.00E-04
1.00E-03
1.00E-02
1.00E-01
0.0 20.0 40.0 60.0
σ
SE
U
(c
m
2 /d
es
ig
n)
LET MeV*cm2/mg
Top-down σSEU Data versus LET
Data mimic wear-
out portion of 
Weibull curve 
To be presented by Melanie Berg at the NASA Electronics Parts and Packaging (NEPP) Electronics Technology Workshop (ETW), Greenbelt, MD, June26–29, 2017
Technical Problems with Bottom-Up  
Analysis Method (1)
• Multiplying each bit within a design by λbit is 
not an efficient method of system error rate 
prediction.
– Works well with memory structures… 
but…complex systems do not operate like 
memories.
– If an SEU affects a bit, and the bit is either 
inactive, disabled, or masked, a system 
malfunction might not occur. 
• Using the same multiplication factor 
across DFFs will produce extreme over-
estimates.
• To this date, there is no accurate 
method to predict DFF activity for 
complex systems. 
• Fault injection or simulation will not 
determine frequency of activity.
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λsystem < λbit×#UsedBits
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Technical Problems with Bottom-Up  
Analysis Method (2)
• There are a variety of components 
that are susceptible to SEUs 
(clocks, resets, combinatorial 
logic, flip-flops (DFFs, etc…)).  
– Various component susceptibilities 
are not accurately characterized at 
a per bit level.
– Design topology makes a 
significant difference in 
susceptibility and is not 
characterized in error rate 
calculators (e.g., CREME96).
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Error rates calculated at the transistor-bit level are 
estimated at too small of granularity for proper 
extrapolation to complex systems. 
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Let’s Not Reinvent The Wheel…  A 
Proven Solution Can Be Found in 
Classical Reliability Analysis
• Classical reliability 
models have been used 
as a standard metric for 
complex system 
performance.  
• The analysis provides a 
more in depth 
interpretation of system 
behavior over time by 
using system-level MTTF 
data for system 
performance metrics.
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Theory is already developed, 
proven, and should be in our hands!R(t)=e
-t/MTTF or  R(t)=e-λt
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Weibull Failure Rate (λ(T)) Bathtub 
Curve 
12
We will focus on the 
“Useful Life” of the 
bathtub curve for this 
analysis.
Independent events
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• The exponential model that relates reliability to MTTF 
assumes that during useful-lifetime:
– Failures are independent.
– Error rate is constant.
– MTTF = 1/λ.
• For a given LET (across fluence):
– SEUs are independent.
– σSEU is constant.
– MFTF = 1/σSEU.
• Hence, mapping from the time domain to the fluence 
domain (per LET) is straight forward:
– t      Φ
– MTTF        MFTF
– λ σSEU
Mapping Classical Reliability Models from 
The Time Domain To The Fluence Domain
13
R(t)=e-t/MTTF R(Φ)=eΦ/MFTF
R(t)=e-t/MTTF or  R(t)=e-λt
Parallel between 
time and fluence.
σSEU = #errors/fluence
λsystem = #errors/time
Weibull slope = 1… exponential.
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Creating Reliability Curves from σSEUs
• σSEU data is system level.
• A histogram of environment 
data is created.  Bins are 
determined by LET values at 
each σSEU data point. 
• For each data point at a given 
LET, a combination of binned 
environment data and upper-
bound σSEU data are used to 
determine system reliability 
performance.
• A piecemeal approach is 
performed per data point to 
determine the weakest points 
of system performance. 
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Example of Proposed Methodology 
Application
• Mission requirements:
– The FPGA shall contain an embedded microprocessor.
– Selection shall be made between a Xilinx V5QV (very 
expensive device) or a Xilinx V5 with embedded PowerPC 
(relatively cheap device).
– FPGA operation shall have reliability of 3-nines (99.9%) 
within a 10 minute window at Geosynchronous Equatorial 
Orbit (GEO).
• Proposed methodology:
– Create a histogram of particle flux versus LET for a 10-
minute window of time for your target environment.
– Calculate MFTF per LET (obtain SEU data).
– Graph R(Φ) for a variety of LET values and their associated 
MFTFs. R(Φ)=eΦ/MFTF
– For selected ranges of LETs, use an upper bound of particle 
flux (number of particles/cm210-minutes), to determine if 
the system will meet the mission’s reliability requirements.
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Flux versus LET Histogram for A 10-
minute Window
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Geosynchronous Equatorial Orbit (GEO) 100-mils shielding
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MFTF versus LET for the Xilinx V5 
Embedded PowerPC Core and the Xilinx 
V5QV MicroBlaze Soft Processor Core
• V5QV: no system errors 
were observed below 
LET=1.8MeVcm2/mg. 
Total fluence > 5.0×108
particles/cm2.
• PowerPC:
– No system errors were 
observed below 
LET=0.07MeVcm2/mg
with total fluence = 
1.0×108 particles/cm2.  
– Hence, at 0.07, we will 
assume an upper-bound 
MFTF = 1.0×108
particles/cm2. 
– More tests would increase 
the MFTF for this bin.
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Binned GEO Environment data shows approximately 3000
particles/(cm210-minutes), in the range of 0.0MeVcm2/mg to 
0.07MeVcm2/mg.  We are using MFTF for 0.07MeVcm2/mg to upper 
bound this bin.
Reliability at 3000 particles/(cm210-minutes) > 99.99% for the PowerPC 
design implementation.  “9’s” could be increased with more tests.
R(Φ)=eΦ/1.0×108
PowerPC: MFTF = 1.0×108
Used MFTF= 1.0×108 because that was the 
maximum fluence for tests (no errors observed)
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Binned GEO Environment data shows approximately 11 
particles/(cm210-minutes), in the range of 0.07MeVcm2/mg to 
0.14MeVcm2/mg.  We are using MFTF for 0.1MeVcm2/mg to upper 
bound this bin.
Reliability at 5 particles/(cm210-minutes) > 99.999% for the V5QV 
PowerPC design implementation.  
R(Φ)=eΦ/5.0×106
PowerPC: MFTF = 5.0×106
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Binned GEO Environment data shows approximately 9 
particles/(cm210-minutes), in the range of 0.14MeVcm2/mg to 
1.8MeVcm2/mg.  We are using MFTF for 1.8MeVcm2/mg to upper 
bound this bin.
Reliability at 9 particles/(cm210-minutes) > 99.9% for the PowerPC 
design implementation.  This is the most susceptible bin for the system.
We fall below 99.99% 
at approximately 
6particles/cm2! R(Φ)=eΦ/6.0×10
4
PowerPC: MFTF = 6.0×104
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Reliability across Fluence up to 
LET=3.6MeVcm2/mg
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Binned GEO Environment data shows approximately 0.23 
particles/(cm210-minutes), in the range of 1.8MeVcm2/mg to 
3.6MeVcm2/mg.
Within this LET range, reliability at 0.23 particles/(cm210-minutes) 
> 99.999% for both design implementations.
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Reliability across Fluence at 
LET=40MeVcm2/mg
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Within this LET range, reliability at 0.07  particles/(cm210-minutes) > 
99.9% for both design implementations.  We can refine by analyzing 
smaller bins.
Binned GEO environment data shows approximately 0.07 
particles/(cm210-minutes), in the range of 3.6MeVcm2/mg to 
40.0MeVcm2/mg.
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Example Conclusion
• Using the proposed methodology, the commercial Xilinx 
V5 device will meet project requirements.
• In this case, the project is able to save money by 
selecting the significantly cheaper FPGA device and gain 
performance because of the embedded PowerPC.
23
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Conclusions
• This study transforms proven classical reliability models into the 
SEU particle fluence domain.  The intent is to better characterize SEU 
responses for complex systems.
• The method for reliability-model application is as follows: 
– SEU data are obtained as MFTF.  
– Reliability curves (in the fluence domain) are calculated using 
MFTF; and are analyzed with a piecemeal approach.
– Environment data are then used to determine particle flux 
exposure within required windows of mission operation.
• The proposed method does not rely on data-fitting and hence 
removes a significant source of error.
• The proposed method provides information for highly SEU-
susceptible scenarios; hence enables a better choice of mitigation 
strategy.
• This is preliminary work.  There is more to come.
24
This methodology expresses SEU behavior and response in terms that 
missions understand via classical reliability metrics.
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